We use cookies to make our websites more user-friendly and to continuously improve them. If you continue to use the website, you consent to the use of cookies. You can find more information in our privacy statement and our cookie guidelines.

To our valued customers,

At last: 

Beuth Verlag is now DIN Media. 

You can find out more about our new name and the reasons behind it here.

To use our new website without any hiccups, please clear your browser cache. 

Yours sincerely,

DIN Media

Standards Worldwide
Standards Worldwide
Phone +49 30 58885700-07

Standard [CURRENT]

DIN EN 61523-2:2003-06

Delay and power calculation standards - Part 2: Pre-layout delay calculation specification for CMOS ASIC libraries (IEC 61523-2:2002); German version EN 61523-2:2002, text in English

German title
Berechnung von Verzögerung und Leistungsaufnahme beim Entwurf von Chips - Teil 2: Vorgezogene Berechnung der Verzögerung für CMOS-ASIC-Bibliotheken (IEC 61523-2:2002); Deutsche Fassung EN 61523-2:2002, Text in Englisch
Publication date
2003-06
Original language
German, English
Pages
40

Please select

from 117.70 EUR VAT included

from 110.00 EUR VAT excluded

Purchasing options

PDF download

  • 117.70 EUR

Shipment (3-5 working days)

  • 142.60 EUR

Standards Ticker 1
1

Learn more about the standards ticker

Publication date
2003-06
Original language
German, English
Pages
40
DOI
https://dx.doi.org/10.31030/9485498

Product information on this site:

Quick delivery via download or delivery service

Buy securely with a credit card or pay upon receipt of invoice

All transactions are encrypted

ICS
31.200
DOI
https://dx.doi.org/10.31030/9485498

Cooperation at DIN

Relationship to other standards
This document references:
Loading recommended items...
Loading recommended items...
Loading recommended items...
Loading recommended items...