&nbsp
International Customer Service
Phone +49 30 2601-2759
Fax +49 30 2601-1263

Standard 2001-02

EIA/TIA-644-A:2001-02

Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface Circuits

Publication date
2001-02
Accessibility
Information
  • This item will be ordered specially for you, therefore delivery may take 1 to 2 weeks.

Original language
English

Please select

Price on request

Purchasing options

Shipment
Subscription 1
Publication date
2001-02
Accessibility
Information
  • This item will be ordered specially for you, therefore delivery may take 1 to 2 weeks.

Original language
English

Quick delivery via download or delivery service

Buy securely with a credit card or pay upon receipt of invoice 

All transactions are encrypted

Short description
This Standard specifies the electrical characteristics of low voltage differential signaling interface circuits, normally implemented in integrated circuit technology, that may be employed when specified for the interchange of binary signals between: Data Terminal Equipment (DTE) and Data Circuit-Terminating Equipment (DCE), Data Terminal Equipment (DTE) and Data Terminal Equipment (DTE), or in any point-to-point, or multidrop interconnection of binary signals between equipment. The interface circuit includes a generator connected by a balanced interconnecting media to a load consisting of a termination impedance and a receiver(s). The interface configuration is a point-to-point or multidrop interface. The electrical characteristics of the circuit are specified in terms of required voltage, and current values obtained from direct measurements of the generator and receiver (load) components at the interface points. The logic function of the generator and the receiver is not defined by this Standard, as it is application dependent. The generators and receivers may be inverting, non-inverting, or may include other digital blocks such as parallel-to-serial or serial-to-parallel converters to boost the data signaling rate on the interchange circuit as required by the application. Minimum performance requirements for the balanced interconnecting media are furnished. Guidance is given in Annex A, Section A.2 with respect to limitations on data signaling rate imposed by the parameters of the cable length, attenuation, and crosstalk for individual installations for a typical cable media interface. It is intended that this Standard will be referenced by other standards that specify the complete interface (i.e., connector, pin assignments, function) for applications where the electrical characteristics of a low voltage differential signaling interface circuit is required. This Standard does not specify other characteristics of the DTE-DCE interface (such as signal quality, protocol, maximum data signaling rate, bus structure, and/or timing) essential for proper operation across the interface. When this Standard is referenced by other standards or specifications, it should be noted that certain options are available. The preparer of those standards and specifications must determine and specify those optional features which are required for that application.
Loading recommended items...
Loading recommended items...